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Abstract
The development of Internet wide resources for general purpose parallel computing poses the chal-
lenging task of matching computation and communication complexity. A number of parallel computing
models exist that address this for traditional parallel architectures, and there are a number of emerging
models that attempt to do this for large scale Internet-based systems like computational grids. In this
survey we cover the three fundamental aspects – application, architecture and model, and we show how
they have been developed over the last decade. We also cover programming tools that are currently being
used for parallel programming in computational grids. The trend in conventional computational models
are to put emphasis on efficient communication between participating nodes by adapting different types
of communication to network conditions. Effects of dynamism and uncertainties that arise in large scale
systems are evidently important to understand and yet there is currently little work that addresses this
from a parallel computing perspective.
1 Introduction
The field of High Performance Computing (HPC) has evolved to include a variety of very complex architec-
tures, computing models and problem solving environments. HPC architectures consist of Massively Parallel
Processors (MPPs), clusters and constellation architectures and they typically use hundreds to hundreds of
thousands of CPUs. Some application problems involve large real time data that must be processed as soon
as possible, while others involve a high degree of computational complexity. Computing models on the other
hand, provide a bridge between hardware and software to assist application developers in designing and
writing parallel applications that efficiently utilize the available parallel architecture. Problem solving en-
vironments provide comprehensive computational facilities for programmers to develop parallel applications
on these platforms. These environments usually consists of programming tools, utilities, libraries, debuggers,
profilers, etc.
The extent to which a system can be called a HPC architecture is relatively ambiguous and dynamic,
because the contemporary HPC architecture and notion of HPC can be liberally extended to cover collections
of resources that are combined to solve a single problem. These definitions lead us to consider computational
grids [40] as (commodity) supercomputers and indeed computational grids are being used to solve problems
that were and still are sometimes solved by the classical HPC architectures. In general, it is clear that
problems are migrating from classical HPC architectures towards the contemporary computational grid (or
at least that the use of the Internet is becoming prevalent in order to tie more computing resources together),
either explicitly by direct programming efforts or implicitly through virtualization. Some problems are harder
than others to migrate and this survey covers the approaches that have and are being used to overcome the
associated difficulties.
Developing applications for HPC is not comparable to developing applications for a single processor
mainly because of the complexity involved in the HPC architectures. The challenge that this survey ad-
dresses is how the application developer can understand the differences in complexity between the problem
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and communication imposed by the architecture. By surveying the past and present computational models
and in particular those that are associated with computational grids we provide a resource for future parallel
programmers to better understand the ways in which the computational grid architecture affects their pro-
grams. A model allows the determination of computational and communication complexities associated with
a given problem, as expressed by the hardware. It plays an important role to reflect the salient computing
characteristics of a particular architecture to develop fast and efficient algorithms and provides information
on the performance of an application.
When developing application software for HPC, parallel application developers must emphasize both
extreme ends of the architecture, namely the memory hierarchy and the inter-processor communication.
This is due to the cost associated in accessing large data sets. Furthermore, the rate of data access is
not as fast as the rate of computation performed by processors due to bandwidth limitation for both the
inter-processor and processor-memory data transfer. All of the emerging models therefore consider the data
movement costs in a system under consideration, as accurately as possible. It is also important to note that
a model may provide good representation of an architecture, but to gauge an application’s performance it is
necessary to take into consideration how efficiently the application can be implemented (efficiency of coding).
Relationships between HPC architectures, problem solving tools, and applications requiring HPC are
shown in Fig. 1. The overlapping region A, depicts the computational performance of a parallel program,
region B shows the use of problem solving tools and algorithms to solve the problem without considering
the parallel architecture, region C represents performance tuning parameters with information from parallel
architecture, and region D represents algorithms and the requirements for solving the problem in a reasonable
amount of time. HPC architectures and grand challenge problems decide which type of model should be
used and in turn the model decides parameters to be used in the programming language.
Tools
Problem Solving
Architectures
HPC
HPC
Requiring
Applications
C
A
BD
Figure 1: The relationship between HPC architec-
tures, problem solving tools and applications requir-
ing HPC.
Overlapping
Region.
Description.
A Computational model providing
information on performance of
parallel programs.
B Algorithm parameters (e.g data
size, communication type, com-
putational complexity, etc.) and
problem solving tools.
C Performance tuning param-
eters (e.g. number of pro-
cessors, latency, bandwidth,
shared/distributed memory,
etc.).
D Requirements for solving prob-
lem in reasonable amount of time
(e.g. storage, memory & compu-
tational capacity, number of pro-
cessors and algorithms).
Table 1: Explanation for the overlapping region in
Fig. 1.
1.1 Objective
The main objective of this paper is to show the importance of an accurate computational model in solving
large scale application on HPC architectures. We begin by looking at some of the applications that require
HPC, the characteristics of these applications such as memory requirements, computational requirements,
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storage space, communication and computational complexity, and algorithms required to solve this problem.
Later, we look at the characteristics of architectures that have evolved to attempt to solve these application
as fast as possible. Here we list some of the important characteristics of these architectures. The motivation
for new HPC architectures are the challenges introduced by the large scale problems, while the motivation for
computational models are to efficiently solve the problems on the available architecture. Some architectures
are more suitable for certain types and sizes of problems, and it is important to have an idea beforehand on
the suitability of the architecture before the problem is solved on it. This is where the computational model
will play its role as a bridge between them. Hence, we study some of the more popular parallel computational
models that have been used in the past and also look at some of the conventional computational models.
It becomes clear that the new models are moving towards the direction of assisting adaptation of parallel
computing softwares to the dynamic behavior of the architecture.
1.2 Organization
We divide this paper into six main sections. In Section 2, we look at different applications that require
the use of HPC architectures. We list some significant characteristics of these applications that highlights
the configuration requirement for HPC. Next, in Section 3, we briefly look at recent HPC architectures.
Here we list some of the important properties of these architectures. This is important to measure how the
parallel computing model has evolved to better reflect HPC architectures. Section 4, looks at traditional
parallel computing models and conventional parallel models used to design parallel algorithm and predict
performance of HPC architectures. In this section, we investigate factors considered by different parallel
models that have been developed and look at how the development in architectures have influenced the
models. We also discuss some parallel computing models that are developed for Grid environment. Section
5, discusses some of the popular parallel programming libraries used by HPC communities for both traditional
supercomputers and also the Grid. Section 6, concludes the paper and provides suggestion on attributes
that should be considered for parallel computing model on Grid environment.
2 Applications challenges
In this section, we describe the ever increasing need for HPC facilities and we give insight into the compu-
tational complexities and other demands of a number of applications in the field of computational science;
which is useful for identifying the required HPC facilities and computational models.
Many fields in science and engineering have computationally intensive problems that are intractable with-
out the use of HPC. Most of these problems come under the category of computational sciences. Problems
such as climate modeling (which consists of atmosphere model, ocean model, hurricane model, hydrological
model and sea-ice model), plasma physics (to produce safe, clean and cost-effective energy from nuclear
fusion), engineering design (of aircraft, ships, and vehicles), bio-informatics and computational biology,
geophysical exploration and geoscience, astrophysics, material science and nanotechnology, defense (cracking
cryptography code), computational fluid dynamics, and computational physics are computationally demand-
ing. The characteristics of these applications listed in Table 2 are:
Memory requirement The size of main memory required to store data for computation. This measure-
ment is important for selection of suitable computing resources. Resources with memory less than this
threshold will deteriorate the application performance as more time will be required to access data
from secondary storage.
Computational requirement The amount of Floating Point Operations per Second (FLOPS) required
to undertake the complexity of the problem in a “reasonable amount of time” as some application
involves real-time data. This measure depends on several factors such as abstraction of the problem
and the size of computation.
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Storage The minimum amount of storage space required by the application to store simulation results for
visualization purposes or to store sufficient amount of data to be used in computation for “reasonable
amount of accuracy”. This value will be useful to chose resources that meet the requirement and avoid
loss of information.
Communication complexity Is the amount of information that needs to be communicated between com-
puting nodes to successfully complete a computation. This provides information on the communication
needs of an algorithm for executing across multiple computing nodes. It is in particular important for
the purpose of selecting optimal number of resources to use for a particular problem size.
Computational complexity This gives information on how the complexity of an algorithm grows as the
size of the problem increases. This information is critical for choosing appropriate computing resources.
Algorithms Different types of algorithms that can be used to solve a particular problem.
A typical problem of computational science involves finding the solution to models of real world phe-
nomenon. Many of these models use Partial Differential Equations (PDEs) and are approximated using
discretized equations. For better approximation, higher resolution must be used and this demands more
computational power. All of these grand challenge problems are difficult to be solve efficiently with better
accuracy due to a number of reasons: 1) Limitation in capability of hardwares, 2) Algorithms used to solve
the problems and 3) Tools that are available for a programmer to solve these problems and analyze the
results. The term “Grand Challenge” used in previous statement was coined by Nobel Laureate Kenneth
G. Wilson, who also articulated the current concept of “computational science” as a third way of doing
science [50]. The Grand Challenge problems have the following properties in common: 1) They are ques-
tions to which many scientists and engineers would like to know answers; 2) They are difficult and it is not
known how to do them right now; 3) It may be done using computers but the current computers are not
fast enough. [50]
Basic algorithms and numerical algorithms play important role in many computationally intensive sci-
entific applications. Some of these grand challenge applications and algorithms that are used to solve them
using HPC are depicted in Fig. 2 1. It is interesting to observe that all these applications depend on some
of the most fundamental algorithms. Many highly tuned parallel computational libraries and computational
kernels are available for these algorithms to be used on dedicated computing platforms. However, they are
not proven to be as efficient on computing resources distributed across the WAN.
Table 2: Characteristics of Grand Challenge applications.
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Climate Modeling: Atmo-
sphere model resolution of
75km and ocean model reso-
lution of 10km.
> 1TB
depending
on the
resolution
of model.
100–150
TFLOP/s
for high
resolution
and highly
complex
model
>
23TB
for a
single
century
simula-
tion.
FFT–O
`
P 2
´
where
P is the No. of pro-
cessors.
O
`
N2
´
with
N–Size of
resolution.
Algorithms: FFT, Finite Difference, Finite element method.
1http://www.cacr.caltech.edu/pflops2/presentations/stevenspeta2appsintro.pdf
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Bioinformatics and Compu-
tational biology.
> Several
hundred
MB/processor.
≈ 100
TFLOP/s–
few
PFLOP/s.
> 1PB. O
`
P
´
–O
`
P 2
´
where P is the No.
of processors.
O
`
N2
´
–O
`
N3
´
where N is the
No. of atoms.
Algorithms: Complex Combinatorial, Graph Theoretic, Differential Equation Solver.
Astrophysics simulations. > 10TB. ≈
100TFLOP/s–
10PFLOP/s.
> 1PB. FMM:O
`
loglog(P )
´
and O
`
log(P )
´
for
balanced and
exponential distri-
bution respectively,
FFT–O
`
P 2
´
where
P is the No. of
processors.
O
`
N10
´
–
O
`
N15
´
where
N is the size of
the problem.
Algorithms: Fast Multipole Method (FMM), Multi-Scale Dense Linear Algebra, Parallel 3D FFTs, Spherical Transforms,
Particle methods and adaptive mesh refinement.
Computational material sci-
ence and Nanoscience.
several
PFLOP/s
FFT–O
`
P 2
´
where
P is the No. of pro-
cessors.
O
`
N3
´
–O
`
N7
´
with N as No.
of atoms in a
molecule.
Algorithms: Quantum Molecular Dynamics (QMD), Quantum Monte Carlo (QMC), Dense Linear Algebra,
Parallel 3D FFT, Iterative Eigen Solvers.
Computational Fluid Dy-
namics (CFD).
> 400GB
for double
precision
arithmetic.
1 PFLOP/s–
few
PFLOP/s.
1TB. O
`
P
´
–O
`
P 2
´
where P is the No.
of processors
O
`
Nlog(N)
´
–
O
`
N2
´
where
N is the size of
the problem.
Algorithms: Finite Difference, Finite Element, Finite Volume, Pseudospectral and Spectral methods.
Computational Physics.
Plasma science. > 50TB 100TFLOPs–
few
PFLOP/s.
>
27PB
O
`
P
´
–O
`
P 2
´
where P is the No.
of processors.
O
`
N10
´
.
Algorithms: Gyrokinetic (GK), Gyro-Landau-fluid (GLF), Nonlinear Solvers, Adaptive Mesh Refinement,
Dense Linear Algebra and Particle Methods.
Particle Accelerator Simula-
tion.
Electron cooling. > 5GB. ≈ 106–107
TFLOPS per
run.
> 2TB O
`
P
´
–O
`
P 2
´
,
where P is the No.
of processors.
O
`
NlogN
´
–
O
`
N2
´
Beam heating. > 1TB. ≈ 103–104
TFLOPS per
run.
> 2TB O
`
P
´
-O
`
P 2
´
, with
P is the No. of pro-
cessors.
O
`
NlogN
´
–
O
`
N2
´
Algorithms: Fast Fourier Transform (FFT), Fast Multipole Method (FMM), Finite Difference method (FDM).
Computational chemistry. >
1PFLOP/s.
FMM:
O
`
loglog(P )
´
and O
`
log(P )
´
for
balanced and expo-
nential distribution
respectively, where
P is the No. of
processors.
CCSD(T):
O
`
N7
´
where
N is the No. of
electrons.
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Algorithms: CCSD(T) method, FMM method.
Combustion science: turbu-
lent reacting flow computa-
tion.
≈ 8 TB. ≈ 30
PFLOP/s.
≈
25TB.
O
`
P
´
–O
`
P 2
´
where P is the No.
of processors.
O
`
N3
´
–O
`
N4
´
with N as
the reciprocal
of the mesh
interval and
a coefficient
reciprocal in
Mach number.
Algorithms: Semi-Implicit Adaptive Meshing, Finite Difference Method, Zero Dimensional Physics,FFT,
Adaptive Mesh Refinement and Lagrangian Particle Methods.
In this section we discuss some of the grand challenge applications that require immense computational
power for producing higher accuracy in their solution.
2.1 Climate modeling
Climate models are used to study the dynamics of the weather and climate system for predicting future
climate conditions. The climate model consists of several important components of climate systems: an
atmosphere model, an ocean model, a hydrological (a combined land-vegetation-river transport) model, and
a sea-ice model. Some climate models also incorporate chemical cycles such as carbon, sulfate, methane, and
nitrogen cycles. The most important and least parameterizable influence on climate change is the response
of cloud systems and they are best treated by using smaller grid sizes of 1km [14, 48]. Climate simulations
of 100 to 1000 years require thousands of computational hours on supercomputers. However, it is also
very important to note that reaching an equilibrium climate via simulation requires thousands of years of
simulation, further hundreds of years of simulation to evaluate climate change beyond equilibrium and tens
of runs to determine the envelope of possible climate changes for a given emission scenario, and a multitude
of scenarios for future emission of greenhouse gases and human responses to climate change. These extended
simulations need the integration of the nonlinear equations using small time steps of seconds for probing
important phenomena such as internal waves and convection. Complex climate model with more in-depth
physical behavior can be simulated to refine further the understanding of the repercussion on climate and
to take necessary precautions [48]. Climate simulations require a very large memory size of more than 1
Terabytes depending on the resolution used and storage size of more than 23 Terabytes for a single-century
simulation. Spectral Methods, Finite Difference and Finite Element Methods are usually used for climate
simulations [68].
2.2 Bioinformatics and Computational biology
Advancement in computation and information technology has provided the impetus for future developments
in biology and biomedicine. Understanding how cells and systems of cells function in order to improve
human health, longevity, and to treat diseases in molecular biology requires immense computing power. The
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Figure 2: Research areas that require immense computational power to complement theory and experi-
ment.[Courtesy: Rick Stevens]
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complexity of molecular systems in terms of number of molecules and type of molecules contributes to the
computational needs. For example, finding multiple alignments of the sequences of bacterial genomes can
only be attempted with new algorithms using a petaflops supercomputer[48].
Large-scale gene identification, annotation and clustering expressed sequence tags are another large scale
problem in genomics. Furthermore, it is well known that multiple genome comparisons are essential and
will constitute a significant challenge in computational biomedicine. Understanding of human diseases relies
heavily on figuring out the intracellular components and the machinery formed by the components. With
DNA microarrays, gene expression profiles in cells can be mapped experimentally. Collective analysis of
large number of these microarrays across time or across treatment involves significant computational tasks.
Genes are known to translate into protein and become the workhorse of cell. The mechanistic understand-
ing of biochemistry of the cell involves intimate knowledge of the structure of these proteins and details of
their function. The number of genes from various species are in the millions and computational modeling and
prediction of protein called protein folding is regarded as the holy grail of biochemistry. The IBM Blue Gene
project [72] estimates that simulating 100 microseconds of protein folding takes 1025 machine instructions.
This computation on a Petaflops system will take three years or keep a 3.3GHz microprocessor busy for the
next million centuries. The problem remains computationally intractable with modern supercomputers even
when knowledge-based constraints are employed. Computer simulations remains the only way to understand
the dynamics of macromolecules and their assemblies. The simulations which scale as O
(
N2
)
where N is
the number of atoms, are still not capable of calculating motions of hundreds of thousands of atoms for
biologically measurable time scales.
Understanding the characteristics of protein interaction networks and protein complex networks is an-
other computationally intensive problem. These small-world networks fall into three categories: topological,
constraint-driven, and dynamic. Each of these categories involves complex combinatorial, graph theoretic,
and differential equation solver algorithms and could challenge any supercomputer. With the knowledge of
genome and intracellular circuitry, precise and targeted drug discovery is possible. This emerging computa-
tional field is a preeminent challenge in biomedicine. [48, 12]
2.3 Astronomy and Astrophysics
Astronomy is the study of the universe as a whole and of its component parts of past, present and future.
Observation is fundamental in astronomy and controlled experiments are extremely rare. The evolutionary
time scales for most astronomical systems are so long that these systems seem frozen in time, thus construct-
ing an evolutionary system from observation is therefore difficult. An evolutionary model is constructed
from observations involving many different systems of the same type (e.g. stars or galaxies) at different
stages and putting them in a logical order. A HPC evolutionary model ties together these different stages
using known physical laws and properties of matter. The physics involved in stellar evolution theory is
complex and nonlinear, thus without HPC, it is difficult to make significant advances in the field. HPC
can be used to turn a two-dimensional simulation of a supernova explosion into a three-dimensional sim-
ulation or add new phenomena into a simulation [48]. Simulation is an important tool for astrophysicists
to address different problems and questions about galaxy formation and interaction, star formation, stellar
evolution, stellar death, numerical relativity, and data mining of astrophysical data. The storage requirement
for simulation grows to more than 1 Petabytes and the memory requirements is more than 10 Terabytes.
Computational methods such as Fast Multipole Method (FMM), Multi-scale dense linear algebra, Parallel
3D FFTs, Spherical Transforms, Particle Methods and Adaptive Mesh Refinement are extensively used for
simulations [68].
2.4 Computational Material Science and Nanotechnology
The field of computational material science examines the fundamental behavior of matter at atomic to
nanometer length scales and picosecond to millisecond time scales in order to discover novel properties of
bulk matter for numerous important practical uses. Major research efforts include studies of: electronics,
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photonics, magnetics, optical and mechanical characteristics of matter; transport properties, phase trans-
formations, defect behavior and superconductivity in materials and radiation interactions with atoms and
solids. Predictive equations that take the form of first principles electronic structure molecular dynamics
(FPMD) [24] and Quantum Monte Carlo (QMC) are used for simulation of nanomaterials. The computa-
tional requirement for this field grows in the range of O
(
N3
)
–O
(
N7
)
, where N is the number of atoms in
any simulations, making it an unlimited consumer of increases in computing power. A practical application
requires large numbers of atoms and long time scales, in excess of what is possible today. Revolutionary
materials and processes from material science will require petaflops of computing power soon. [48] Other
computational algorithms used for simulation include Quantum Molecular Dynamics (QMD), Dense Linear
Algebra, Parallel 3D FFT and Iterative Eigen Solvers [68].
2.5 Computational Fluid Dynamics (CFD)
CFD[60, 13] is concerned with solving problems involving combustion, heat transfer, turbulence, and complex
geometries such as magnetohydrodynamics and plasma dynamics. Models used in CFD are growing in
size, complexity and detail for higher accuracy in prediction, thus requiring more powerful supercomputing
systems. These problems exhibit a variety of complex behaviors such as advective and diffusive transport,
complex constitutive properties, discontinuities and other singularities, multicomponent and multiphase
behaviors, and coupling to electromagnetic fields. These problems are represented as nonlinear Partial
Differential Equations (PDEs) that are time dependent, and of physical space variables (up to three variables)
or phase space (up to six variables). Some applications require as much as 1 Terabyte of disk space to store
information generated for visualization [67]. For many organizations, CFD is critical to accelerate product
time-to-market and overall efficiency, as engineering and product development departments aim to meet
design deadlines. Aerospace organizations depend on CFD to predict performance of their space vehicles
in different environments. CFD has become an integral component in the design and test process, and
simulation of the motion of fluid within or around launch vehicles. Before costly physical prototyping
begins, design engineers leverage on CFD to visualize designs to predict how rockets and satellites will
perform. By computationally analyzing design variations ahead of physical testing, optimal design efficiency
can be reached at reduced cost. CFD revolves around extensive use of numerical methods to solve PDEs.
In order to arrive at a realistic solution, higher grid resolution must be used and solving it in a reasonable
amount of time requires a huge amount of computational power. Computational methods usually used for
simulation includes Finite Difference, Spectral, Finite Volume, Pseudospectral and Finite Element Methods.
2.6 Computational Physics
A mathematical theory describing precisely how a system will behave is often impossible to be solved analyt-
ically. Hence the implementation of numerical algorithms to solve such problems are necessary, where higher
resolution grid for spatial and temporal dimension gives better accuracy. The most challenging problem in
computational physics at the moment is from plasma physics 2. The main goal in plasma physics research
is to produce cost-effective, clean, and safe electric power from nuclear fusion. Very large simulation of the
reactions has to be run in advance before building the generating device, thus saving billions of dollars. Fu-
sion energy, the power source of the sun and other stars, occurs when the lightest atom, hydrogen, combine
to make helium in a very hot (≈ 100 million degrees centigrade) ionized gas, or “plasma”. This field is a
computational grand challenge because, in addition to dealing with space and time scales that can span more
than 10 orders of magnitude, the fusion-relevant problem involves extreme anisotropy; the interaction be-
tween large-scale fluid-like (macroscopic) physics and fine-scale kinetic (microscopic) physics;and the need to
account for geometric detail. Furthermore, the requirement for causality (inability to parallelize over time)
makes this problem among the most challenging in computational physics [48]. Computational methods
usually used in plasma physics are Gyrokinetic (GK), Gyro-Landau-fluid (GLF), nonlinear solvers, adaptive
mesh refinement, dense linear algebra and particle methods [7, 68].
2http://www.ofes.fusion.doe.gov/FusionDocs.html
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2.7 Geophysical Exploration and Geosciences
Geoscience is the study of the Earth and its systems. Geoscientists design and implement programs to
identify, delineate and develop oil and natural gas deposits and reservoirs, coal deposits, oil sands and
nuclear fuels and nuclear waste repositories. Numerical simulation is an integral part of geoscientific studies
to optimize petroleum recovery. Differential equations are used to model the flow in porous media in three
dimensions. The need for increased physics of compositional modeling and the introduction of geostatically
based geological models increases the computational complexity. Scientific study of the Earth’s interior such
as geodynamo (an understanding of how the Earth’s magnetic field is generated by magnetohydrodynamic
convection and turbulence) in its outer core is a grand challenge problem in fluid dynamics. HPC also plays
a major role in the understanding of the dynamics of Earth’s plate tectonics and mantle convection. This
study requires simulation to incorporate multirheological behavior of rocks that results in a wide range of
length scales and time scales, into three dimensional, spherical model of the entire Earth. Computational
methods such as continuous Galerkin Finite Element Methods or Cell-centered Finite Differences, Mixed
Finite Element, Finite Volume, and Mimetic Finite Differences are used for these simulations [1].
2.8 Summary
In this section, we studied a variety of grand challenge applications, that make use of different fundamental
algorithms and numerical methods. Each of these algorithms have different computational, storage, memory
and communication complexities. Embarrassingly parallel, data parallel and parametric problems that do
not require significant communication can be efficiently parallelized but problems that require significant
communication put a limit to achievable speedup. As the size of the problem grows, the use of computational
resources that are geographically distributed is inevitable. This approach of computing introduces many
challenges due to the inherent dynamism in computing resources and the Internet. Computational models
come into play here to provide a guideline of expected performance available for a particular application, as
the application and given architecture continue to scale up.
In the next section, we look at a variety of HPC architectures used to solve some of the computationally
intensive applications that we surveyed in this section.
3 HPC Architectures
The first supercomputers called IBM 7030 Stretch and UNIVAC LARC Sperry Rand were functional in the
early 1960s. In later years, supercomputers such as IBM 360 models which incorporate multiprogramming,
memory protection, generalized interrupts, 8-bit byte, instruction pipelining, prefetch and decoding, and
memory interleaving were used. The U.S. supercomputer industry was dominated by two companies: CDC
and Cray Research. Seymour Cray, better known as the father of supercomputers was working with CDC in
his earlier stage of his career, before he founded Cray Research. These two companies are the only ones that
dominated the global supercomputer industry in the 1970s and most of 1980s. During this period, Japan
has also ventured into the supercomputing industry two years after the first successful commercial vector
computer Cray-1 was shipped to them in 1976. Japans first vector processor known as FACOM 230-75 APU
(Array Processing Unit) was installed at the National Aerospace Laboratory in 1978 [66]. A few decades
later the computing technology has grown exponentially such that desktop computers have become much
more powerful than supercomputers in 1970s and 1980s.
It is anticipated that a petaflops capable supercomputer to be available by 2008. [36] At the time of
writing, Riken, (a Japanese government funded science and technology research organization) has developed
a supercomputer that achieves a theoretical peak performance of one petaflops. However, the system was
not tested using Linpack so no direct comparison with other benchmarked machines can be made. [35] Table
3 depicts the system parameters for the fastest supercomputers built and used from 1997 to 2006. The trend
shows significant improvement in communication bandwidth for both processor-memory and inter-processor
communication, storage capacity, and number of CPUs for more recent supercomputers. Some of the current
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(year 2004 - 2006) top high performance computing architectures are listed in Table 4. Note that the cluster
based architectures in some cases are outperforming specialized supercomputer architectures based on the
rankings from the Top500 supercomputer list.
PSfrag replacements
TeraGrid
Figure 3: Theoretical peak, memory bandwidth and total memory for some of the recent supercomputers.
Table 3: System parameters for fastest Supercomputers from 1997 to 2006.
UKWN represents unknown values.
Model IBM ASCI Red IBM ASCI White NEC Earth Simula-
tor
IBM BlueGene/L
Fastest in Year 1997 − 1999 2000 − 2001 2002− 2003 2004 − 2006
Max. Memory
(TB)
1.212 4 10 16
LINPACK bench-
mark performance
(TFLOPS)
2.38 7.304 35.86 280.6
Max. # Processors 9632 8192 5120 131072
Clock cycle (GHz) 0.2 0.337 0.5 0.7
Memory B/W
(GB/s)
0.533 2 64 22.4
Inter-node Comm.
B/W (GB/s)
0.8 0.5 12.3 x 2 3D Torus:0.175,
Tree network 0.35
Operating system TFLOPS OS AIX SUPER-UX CNK/LINUX
Connection struc-
ture
3-D Mesh Ω-Switch Multistage crossbar
switch
3-D Torus, Tree
network, barrier
network
Network interface Network Interface
Chip (NIC) and
Mesh Interface
Chip (MIC)
Ethernet,Token
Ring, FDDI and
other can be used
Crossbar switches Gigabit Ethernet
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Table 3: System parameters for fastest Supercomputers from 1997 to 2006.
UKWN represents unknown values.
Model IBM ASCI Red IBM ASCI White NEC Earth Simula-
tor
IBM BlueGene/L
Cost UKWN UKWN UKWN ≥USD1.5M de-
pending on config-
uration
Applications Simulate the effects
of massive nuclear
explosions.
Stockpile Steward-
ship Program.
Earthquake,
weather patterns
and climate change
including global
warming.
Scientific simula-
tion and Stockpile
Stewardship Pro-
gram, Biomolecular
simulation, com-
putational fluid
dynamics and
molecular dynam-
ics.
Storage Capacity
(TB)
12.5 160 640 400
Processor type IBM RS/6000 SP. SP Power3 375
MHz
8-way replicated
vector processor.
PowerPC 440
Table 4: Characteristic of some recent fast HPC architecture. UKWN signifies
an unknown entity and N/A stands for Not Applicable.
Vendor IBM CRAY DELL SGI IBM TeraGrid
Model BlueGene/L Red Storm
Cray XT3
Thunderbird
- PowerEdge
1850
NASA
Columbia
ALTIX 3700
ASC Purple TeraGrid
Available Mem-
ory(TB)
16 31.2 24 20 40.96 > 45
Cache 32KB L1; 2KB
L2; 4MB L3
128KB L1;
1MB L2
2MB L2 32KB L1;
256KB L2;
6MB L3
96KB L1;
1.9MB L2;
36MB L3
N/A
Dist. Memory Ar-
chitecture
Yes Yes Yes No Yes Yes
Architecture Type MPP MPP Cluster MPP MPP Grid
Theoretical Peak
(TFLOPS)
360 41.47 64.512 60.96 111 > 102
Year (Ranking in
Top500 list)
2004(#1),
2005(#1)
2005(#6) 2005(#5) 2005(#4) 2005(#3) 2006(N/A)
Max. # processor 131072 10368 8192 10240 10240 > 24000
Operating system Linux Linux/Catamount Linux Linux AIX Heterogeneous
Connection struc-
ture
3-D Torus, Tree
Network
3-D Mesh
(27x16x24)
Classified
(Red) and
Unclassified
(Black)
Crossbar and
hypercube
Bi-directional,
Omega-based
variety of
Multistage
Interconnect
Network (MIN)
Heterogeneous
(Myrinet, SGI
NUMAlink, In-
finiBand, IBM
Federation, 3-D
torus, global
tree, Quadrics,
Cray Seastar,
Gigabit Eth-
ernet and Sun
Fire Link)
Interconnect Gigabit Ether-
net
100 MB Ether-
net
Infiniband SGI Numalink,
InfiniBand net-
work, Gigabit
Ethernet
Federation Hub: CHI,
ATL, LA,
DEN, Abilene.
(for connection
between sites)
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Table 4: Characteristic of some recent fast HPC architecture. UKWN signifies
an unknown entity and N/A stands for Not Applicable.
Vendor IBM CRAY DELL SGI IBM TeraGrid
Memory bandwidth
(GB/s)
22.4 5.304 6.4 12.8 12.4 N/A
Internode Comm.
bandwidth (GB/s)
≤ 1.05 6 1.8 6.4 4 10-30 to Hub
Cost ≥USD1.5 de-
pending on
configuration
UKWN UKWN UKWN UKWN N/A
Application specific No Yes No No No No
Storage (PB) 0.4 0.24 0.17 Online: 0.44
Fibre channel
RAID; Archive:
10
2 Online:3;
Mass:> 17
Processor PowerPC 440 AMD x86–64
Opteron
Dual Intel Xeon
EM64T
Intel IA-64 Ita-
nium 2
Power5 8 distinct archi-
tectures
Clock speed
(GHz)/processor
0.7 2.0 3.6 1.5 1.9 N/A
Site DOE/NNSA/
LLNL
Sandia Na-
tional Labora-
tories
Sandia Na-
tional Labora-
tories
NASA/Ames
Research Cen-
ter/NAS
Lawrence
Livermore
Computing
ANL/UC/IU/
NCSA/ORNL/
PSC/Purdue/
SDSC/TACC
In this section, we look at some of the HPC architectures that consists of MPP, Cluster and Grids.
Fig. 3 and Fig. 4 shows the characteristics for some of the supercomputers. It is interesting to note that
the number of processor used in recent architectures are increasing and hence the increase in the peak
performance. However, this peak performance is not usually achievable because of other overheads such
as communication between nodes and data access from external storage. The sustained performance of
an architecture very much depends on the type of application that is run, which relies on algorithms,
computational and communication complexity, size of data that needs to be processed or generated for
visualization purposes. In general, to obtain more processing power, new architectures are using more
processors with higher memory bandwidths compared to their predecessors. They also tend to have large
main memory and storage space to solve large scale problems that incorporates high degree of abstraction
and resolution size for better accuracy. In the following sections we look at some of the recent supercomputer
characteristics in detail.
3.1 IBM (Blue Gene/L)
Blue Gene/L [42, 2, 65] compute chip is a dual processor (clock speed per processor 0.7 GHz) system-on-
a-chip capable of delivering an arithmetic peak performance of 5.6 Gigaflops. It is a Massively Parallel
Processor (MPP) with three-level on-chip cache that offers high-bandwidth and integrated prefetching cache
hierarchy on L2 (32 KB), L3 (4 KB) to reduce memory access time. Memory to CPU bandwidth of 22.4
GB/s is provided to serve speculative pre-fetching demands of two processors cores [65]. The Blue Gene can
be scaled up to 65, 536 compute nodes yielding a theoretical peak of 367 Teraflops and has storage space of
400 Terabytes 3. The nodes are interconnected through five networks: 1) a 3-dimensional torus network for
point-to-point messaging between computing nodes with a bandwidth of 0.175 GB/s. If all six bidirectional
links that connect to a given node are fully utilized, a bandwidth up to 1.05 GB/s can be achieved; 2) a
global collective network for collective operation over the entire application; 3) a global barrier and interrupt
network; 4) a gigabit Ethernet for machine control; and 5) another gigabit Ethernet network for connection
to other systems [2].
3http://www-03.ibm.com/servers/deepcomputing/pdf/bluegenesolutionbrief.pdf
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Figure 4: Internode communication bandwidth, maximum number of processors and maximum storage
available for some of the recent supercomputers.
3.2 CRAY (Red Storm XT3)
Red Storm is a MPP supercomputer at Sandia National Laboratories, New Mexico. Red Storm was uniquely
designed by Sandia and Cray, Inc. It runs on 10, 368 AMD Opteron microprocessor at a clock speed of 2 GHz
with a total memory of 31.2 TB. Together with a two level-on-chip cache memory hierarchy, 128 KB L1 and
1 MB L2, and yields a theoretical peak of 41.47 Teraflops. The system provides a maximum of 5.304 GB/s
data flow between the cpu and memory. It is constructed from commercial off-the-shelf parts supporting
IBM-manufactured SeaStar interconnect chip. The interconnect chips, accompanies each of 10, 368 compute
node processors and is a key to three-dimensional mesh that allows 3-D representation of complex problems.
The system has 6 GB/s CPU memory bandwidth and a storage space of 240 Terabytes. 4 This architecture
was built specifically for running simulation for nuclear stockpile work, weapons engineering and weapons
physics.
3.3 Dell Thunderbird
ThunderBird 5 is a supercomputer with cluster architecture at Sandia National Laboratory running on a
single core SMP node with dual Intel Xeon EM64T processors. A total of 8, 192 processor at clock speed
of 3.6 GHz is used. ThunderBird has a 2 MB L2 cache memory and 24 Terabytes of main memory. With
CPU memory bandwidth of 6.4 GB/s it yields a theoretical speed of 64.5 Teraflops. Thunderbird has an
interprocessor communication bandwidth of 1.8 GB/s over 4 InfiniBand network and a storage space of 170
Terabytes [69].
4http://www.cray.com/products/programs/red storm/index.html
5http://www.cs.sandia.gov/platforms/Thunderbird.html
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3.4 SGI (NASA Columbia ALTIX 3700)
NASA’s Columbia supercomputer is a MPP architecture with 10, 240 processor system comprising of twenty
512-processor nodes. Twelve of which are SGI Altix 3700 nodes, and the other eight are SGI Altix 3700 Bx2
nodes. Each node is a shared memory, Single System Image (SSI) system, running a Linux based operating
system. Four of the Bx2 nodes are linked to form a 2, 048 processor shared memory environment. It is
powered by Intel IA-64 Itanium processor running at clock speed of 1.5 GHz. it has three-level on-chip
cache of 32 KB L1, 256 KB L2 and 6 MB L3 with CPU memory bandwidth of 12.8 GB/s. The system
has a maximum theoretical peak of 60.96 Teraflops. All the nodes are interconnected via SGI Numalink,
InfiniBand network and gigabit ethernet network. It has an internode communication bandwidth of 6.4
GB/s and a combined storage space of 10.44 Petabytes.
3.5 IBM (ASC Purple)
Each IBM ASC Purple 6 node is a Symmetric multiprocessor (SMP) powered by 8 Power5 microprocessor
running at 1.9 GHz, configured with 32 GB of memory. The system at Lawrence Livermore Computing
Laboratory has a total of 1, 280 nodes with a combined total memory of 40.96 TB. It has three-level-on-chip
cache memory, 96 KB L1, 1.9 MB L2, and 36 MB L3 to reduce memory access time. A CPU memory
bandwidth of 12.4 GB/s comes together with a total number of 10, 240 processors, so the theoretical speed
achievable by this system is 111 Teraflops. The system also has a storage space of 2 Petabytes. All of
the 1, 280 nodes in IBM ASC Purple system are interconnected by dual plane federation (pSeries High
Performance) switch [71]. The federation network can be classified as bidirectional, Ω−based variety of
Multistage Interconnect Network (MIN). Bidirectional here refers to each point-to-point connection between
nodes comprised of two channels (full duplex) that can carry data in opposite directions simultaneously.
MIN is used as an additional intermediate switch to scale the system upwards.
3.6 TeraGrid
TeraGrid 7,8 is an open scientific discovery infrastructure combining resources at nine partner sites to cre-
ate an integrated, persistent computational resource. The partner sites are University of Chicago, Indiana
University, Oak Ridge National Laboratory, National Center for Supercomputing Applications, Pittsburgh
Supercomputing Center, Purdue University, San Diego Supercomputer Center, Texas Advanced Computing
Center, and University of Chicago/Argonne National Laboratory. TeraGrid integrates data resources and
tools, and high-end experimental facilities at all the partners’ sites using high-performance network connec-
tions. These integrated resources have a combined 102 Teraflops of computing capability and more than 15
Petabytes of online and archival data storage with rapid access and retrieval over high-performance networks.
Researchers can access over 100 discipline-specific databases through TeraGrid. With this combination of
resources, TeraGrid is the world’s largest distributed infrastructure for open scientific research.
3.7 Summary
In this section, we looked at some of the recent supercomputers and their characteristics. New supercom-
puters typically consume less energy with higher computing capability. For example, NEC Earth Simulator
consumes 12, 000 kW power [22] compared to 1, 800 kW power [37, 42] by BlueGene/L each producing 35.86
TeraFlops and 280.6 TeraFlops respectively on LINPACK benchmark. Current HPC architectures have
higher memory bandwidth, a large number of processors and large storage capacity compared to their pre-
vious generations. The current fastest supercomputer, IBM BlueGene/L, was built to provide cost effective
performance but is not meant for all applications [42]. Here, a suitable parallel computing model can be used
to determine how an application can be efficiently implemented on a given architecture. More importantly,
6http://www.llnl.gov/computing/tutorials/purple/index.html
7http://www.teragrid.org/
8http://www.teragrid.org/userinfo/hardware/index.php
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Figure 5: Characteristics of parallel architectures that are emphasized in many traditional parallel computing
models.
performance of a given architecture depends on the configuration of the architecture and also the type of
algorithm that is used.
It is also worth noting that aggregating HPC resources distributed across the WAN is becoming a trend in
HPC as demonstrated by the TeraGrid infrastructure. This is in part contributed by the network technologies
that are advancing at a faster rate now compared to a decade ago. The power of network, storage and
computing resources are projected to double every 9, 12 and 18 months, respectively. Improvements in wide
area networking makes it possible to aggregate distributed resources in collaborating institutions to solve
problems in the area of scientific computing using numerical simulation and data analysis techniques to
investigate increasingly large and complex problems [25].
In the following section, we cover different parallel computing models that are used to develop high
performance software that solve computationally intensive problems on HPC architectures efficiently.
4 Computational models
4.1 Background on models
It is important to have a clear picture of the problems and architectures in order to see the connection
with the associated computational models and to see how the models have and can be evolved. In the
previous two sections, we covered a variety of HPC challenge problems and described a number of HPC
architectures that have been developed to address these challenges. In this section, we cover the development
of computational models that connect the high-level problem solving environments and approaches to the
lower-level architectural characteristics. We also see that computational models tend to put emphasis on
the architectural parameters. It is common knowledge that a solution to any task begins with an algorithm,
which realizes the computational solution. However, translating a problem to a computational algorithm
requires a model of computation that defines an execution engine. Thus, a computational model plays an
important role as a bridge between software and hardware.
A model is said to be more powerful than another if algorithms have a lower complexity in general on
the machine. A computational model also guides in the high-level design of parallel algorithms. Models
should balance between simplicity with accuracy, abstraction with practicality, and descriptivity with pre-
scriptivity [62]. Models of parallel computation exists in several levels. They are classified as: specification
models (e.g. Z 9, VDM 10, and CSP 11); programming models (e.g. HPF 12, Split-C 13, and Occam 14); cost
models (e.g. PRAM [38], BSP [77], and LogP [29]); architecture models (e.g. message-passing, RPC, shared
memory, semaphores, SPMD, MPMD) and physical models (e.g. distributed memory, shared memory, and
cluster of workstations and Grid). Despite the well defined boundaries, there is some overlap by models:
9The world Wide Web Virtual Library: The Z notation,http://vl.zuser.org/
10VDM Information, http://www.csr.ncl.ac.uk/vdm/
11Virtual Library formal methods;CSP, http://vl.fmnet.info/csp/
12HPF:The High Performance Fortran Home Page, http://dacnet.rice.edu/Depts/CRPC/HPFF/index.cfm
13SPLIT-C, http://www.cs.berkeley.edu/projects/parallel/castle/split-c/
14OCCAM, http://www.eg.bucknell.edu/ cs366/occam.pdf
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some specifications act as programming models; some cost models act as architectural models, etc [23]. In
this section, we limit our discussion domain on the cost model for accurate prediction of parallel algorithm
performance.
Many models have been developed for parallel architectures. The majority of these models emphasize on
seven important architecture characteristics in parallel computing as depicted on Fig. 5. [62] These are:
Computational parallelism The number of processors, p, to be used in computation.
Network topology Describes the inter-connectivity of processing nodes. Communication requirement of
a parallel application should consider network topology of an architecture for efficient implementation.
Communication latency Is the delay caused in accessing the non-local memory.
Communication overhead Cost of message formation and injection of packets into the network.
Memory hierarchy Is the different levels of memory from which data needs to be moved to reach the
processor.
Communication bandwidth Describes the bandwidth available for inter-processor communications.
Execution synchronization The requirement for processors to wait until the required data has been
received before proceeding with computations.
The Parallel Random Access Memory (PRAM) model was the most widely used model [38], with the
assumption that all processors work synchronously and communication between processor are costless. As a
result, the model has not been realistic in current parallel architectures, where cost of communication delay,
asynchrony and memory hierarchy have far reaching impact on performance. These constraints in the PRAM
model provided sufficient catalyst to develop models that emphasize on PRAM’s weakness. Many variants of
the PRAM model have mushroomed ever since (e.g. Phase PRAM, APRAM, LPRAM, and BPRAM). We
will discuss them later in this section. Other models that emphasize on weaknesses of the PRAM Model such
as the Postal model [15], BSP (Bulk Synchronous Parallel) [77] and LogP [29] considers communication costs
such as network latency and bandwidth. Parallel hierarchical models such as Parallel Memory Hierarchy
(PMH) [11], Parallel Hierarchical Memory model (P-HMM) [54], LogP-HMM and LogP-UMH [61] address
the memory hierarchy in parallel computing. Table 5 shows some important properties that are usually
considered in parallel computing models and the properties are explained below:
Distributed/Shared memory This property refers to type of memory used in a system that is supported
by the model. Shared memory system have multiple CPUs all of which share the same address space.
Whereas the distributed memory system has in each CPU its own associated memory. The CPU
are connected by some form of network and exchanges data between their respective memory when
required.
Synchronous/Asynchronous This property identifies if a model supports synchronous or asynchronous
algorithm.
Latency Is the cost of accessing data in the memory (local, shared or distributed memory). This property
has significant effect on performance of parallel algorithm. The cost increases with the distance from
the data requesting processor.
Bandwidth Bandwidth in a HPC architecture can be divided into two parts the memory and the inter-
processor bandwidth. This bandwidth is not unlimited and is an important characteristic to consider
particularly in distributed memory architecture.
Memory Hierarchy This property denotes that the model takes into consideration different level of mem-
ory hierarchy such as registers, cache, main memory and secondary memory. This property is very
important to accurately reflect performance of an algorithm.
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Overhead Is the communication overhead introduced by processor for message handling. It is defined
to be the time the processor spends for sending and receiving message. This value depends on the
communication protocol used.
Block transfer This property takes into consideration the cost of latency incurred when a block of mem-
ory is accessed. In most architectures, cost of accessing the first address is expensive, but accessing
subsequent addresses is considerably cheaper.
Algorithms List of algorithms that have been implemented or its parallel complexity analyzed theoretically.
Architecture Architectures used to analyze a particular model.
4.1.1 Parallel Random Access Machine (PRAM) model and it’s variants
The PRAM is an idealized parallel computing model that is widely used to assess theoretical performance
of parallel algorithms. PRAM [38] is a shared memory model that has allowed development of architecture
independent parallel algorithms. Known as an extension of RAM model, it mimics the processor part of
RAM model. A constant cost of memory access and computation steps are assumed in this model. Since
there maybe more than one simultaneous memory read operation and simultaneous memory write operation
by processors, four different classes of PRAMmodel that define how this should be handled is introduced [51].
In the exclusive read, exclusive write (EREW PRAM) model, a memory can only be accessed (for reading
or writing) by one processor at a time and it is the most restrictive model of the four. The second model
known as concurrent read, exclusive write (CREW PRAM), allows a memory location to be accessed by
more than one processor simultaneously but only for reading the contents of the locations. Memory access
for writing can only be done one at a time. The exclusive read, concurrent write (ERCW PRAM) model,
allows multiple processors to write but only one to read, this model is usually not considered because a
machine powerful enough to support concurrent write should be able to accommodate concurrent read. This
model is thus subsumed in the CRCW model. The fourth model, the concurrent read, concurrent write
model (CRCW PRAM), allows memory locations to be accessed by more than one processor simultaneously
for both reading and writing. For the concurrent write permissable model (ERCW and CRCW) extra
specification is necessary to resolve how conflicts are overcome and what the final stored result would be.
Absence of consideration for communication delay, asynchrony, memory and network contention in PRAM
has also contributed to its lack of success. Consequently, many variations of the PRAM model have been
developed. The Phase PRAM [46] and APRAM [27] model incorporates aspects such as asynchrony of
processes. The LPRAM [6] emphasizes on memory access. BPRAM (Block PRAM) [4], an extension of the
LPRAM addresses communication latency by considering the reduced cost for distributing a contiguous block
of data. Here we describe the purpose of the variants and describe the functionality it plays in producing
better understanding in designing parallel algorithms and also in predicting performance of parallel programs.
Phase Parallel Random Access Machine (Phase PRAM) The Phase PRAM [46] extends the PRAM
model with partial asynchrony. Its machine consists of a shared global memory, a set of p sequential
processors, and a local memory for each processor. Computation is separated into a set of phases,
and all processors execute asynchronously, each phase is later ended by an explicit synchronization.
The cost of a synchronization step, B(p), is dependent on the number of processors p. This model
discourages too many inter-processor communication. Theoretical analysis and simulation have been
carried out for prefix sum, list ranking, Fast Fourier Transform (FFT), bitonic merge, multiprefix,
integer sorting and Euler tours. [46]
Asynchronous Parallel Random Access Machine (APRAM) APRAM is a “fully” asynchronous model [27,
28]. The APRAM model consists of a global shared memory and a set of processes with their own local
memories. The basic operations executed by the APRAM processes are called events. An APRAM
computation is denoted as the set of possible serializations of events executed by the process. A vir-
tual clock is associated with each serialization. This virtual clock assigns a time t(e) to each event
e. The clock ”ticks” when each process has executed at least one event. Events may be read and
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write events, which operate on the shared and local memory, or local events. All events are charged
unit cost. The pair (round complexity, number of processes) is used to measure the complexity of
an APRAM algorithm, where a round is defined as the sequence of events between two clock ticks in
a computation. The round complexity for a computation is defined to be the maximum number of
possible ticks for that computation. For an algorithm the round complexity is defined as the maximum
round complexity over all of the possible computations [61]. Complexity of graph connectivity and
asynchronous summation algorithms have been analyzed for this model.
Local-Memory Parallel Random Access Machine (LPRAM) The LPRAMmodel [6] is a model that
deals with bandwidth. It consists of a shared global memory and a set of processors with unlimited
local private memory. The CREW PRAM is used to access global memory and is more time consuming.
At every time step, each processor can perform either a communication step, in which it can write
and then read a word from the global memory, or a computation step, which is an operation that
accesses at most two words from its local memory. Algorithms for matrix multiplication, sorting and
Fast Fourier Transform (FFT) have been implemented on a binary tree architecture.
Block Parallel Random Access Machine (BPRAM) The BPRAM, which is an extension of LPRAM [4].
BPRAM takes into consideration the time saved in transmitting a contiguous block of data. The model
allows the usage of communication latency and the number of processors and to determine the limits
within which efficient parallel algorithms can be written without taking into account the details of the
machine topology. Two parameters are used in the BPRAM model, l for startup cost or latency and
p the number of processors, The cost of accessing local memory is taken in unit time. For reading
and writing a block size b of contiguous locations in global memory a cost of l + b is charged. The-
oretical analysis for parallel algorithms such as matrix multiplication, matrix transposition, rational
permutation, permutation networks, FFT and sorting have been investigated.
Table 5: Properties incorporated in different models. In the table, a check
mark indicate that the characteristic is included in the model.
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Architectures
PRAM Shared Synchronous Had been applied to many architec-
tures but not accurate.
Algorithms: Matrix multiplication, solving system of linear equation, sorting, FFT, Graph problems, etc.
Phase
PRAM
Shared Semi-
asynchronous
X -
Algorithms: Prefix sum, list ranking, FFT, bitonic merge, multiprefix, integer sorting and Euler tours.
APRAM Shared Asynchronous -
Algorithms: Graph connectivity and asynchronous summation.
LPRAM Shared Synchronous X Binary tree.
Algorithms: Matrix multiplication, sorting and FFT.
BPRAM Shared Synchronous X X -
Algorithms: Matrix (multiplication, transposition), rational permutation, permutation networks, FFT and sorting.
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Table 5: Properties incorporated in different models. In the table, a check
mark indicate that the characteristic is included in the model.
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Architectures
Postal
model
Distributed Asynchronous X -
Algorithms: Broadcast and summation.
BSP Distributed Semi-
asynchronous
X X Clusters, Network of workstations,
multistage network etc.
Algorithms: NBody, Ocean Eddy, Minimum spanning tree (MST), Shortest path and Matrix multiplication.
D-BSP Both X X -
Algorithms: Sorting and routing.
E-BSP Distributed Semi-
asynchronous
X X X Linear array and mesh network.
Algorithms: Matrix multiplication, routing problem, all-to-all broadcast and finite difference application.
LogP Both Asynchronous X X X Hypercube (nCUBE/2), Butterfly
(Monsoon), Torus (Dash), 3D mesh
(J-Machine), Fat-tree (CM-5)
Algorithms: Parallel sorting, broadcast, summation, Fast Fourier Transform (FFT), and LU Decomposition.
CGM Both Semi Asyn-
chronous
X 2D Mesh, hypercube and fat-tree.
Algorithms: Geometric algorithms (e.g. 3D-Maxima, multisearch on balanced search tree,
2D-nearest neighbors of a point set etc.), Graph problems (List rankings,Euler tour construction,
tree contraction and expression tree evaluation, etc.).
PMH Distributed Asynchronous X X X X X Tree, ring and 2-D Mesh.
Algorithms:
P-
HMM
Distributed Asynchronous X -
Algorithms: Matrix transpose and list ranking
logP-
HMM
Distributed Asynchronous X X X X Fat-tree (Thinking machine CM-5).
Algorithms: FFT and sorting
logP-
UMH
Distributed Asynchronous X X X X Fat-tree (Thinking machine CM-5).
Algorithms: FFT and sorting
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4.1.2 Postal Model
The Postal model [15] is a distributed memory model with the constraint that the point-to-point commu-
nication has latency λ. It can be regarded as a model described by two parameters:p and λ, where p is
the number of processors. Several elegant optimal broadcast and summation algorithms have been designed
based on this model, which were then extended for LogP model [29]. Algorithms other than broadcast and
summation have largely not been presented for this model.
4.1.3 Bulk Synchronous Parallel (BSP) and it’s variants
BSP [77] model provides support for developing architecture dependent model, thus indirectly promotes
wide spread software industry for parallel computing. It has a cost model which incorporates essential
characteristics of parallel machines. A BSP program is one which proceeds in stages, known as superstep.15 A
superstep consists of computation, communication and synchronization phases. In the first phase, processors
compute using locally held dataset. Data are then communicated between the processors in the second phase.
In the third phase,global synchronization is carried out, and this is to ensure all the messages involved in
communication are received before moving on to the next superstep. BSP parameters p, g, and L are used
to evaluate performance of a BSP computer. p represents number of processor, g and L represents network
parameters. If maximum local computation in a step takes time W , and the maximum number of send or
receive by any processor is h then the total time for a superstep is given by T = W + hg + L. Algorithms
for N-Body, ocean Eddy, minimum spanning tree (MST), shortest path, matrix multiplication, sorting and
routing have been developed using this model. [70, 64, 74, 45]
LogP The LogP model is motivated by current technological trends in high performance computing towards
networks of large-grained sophisticated processors. The LogP model uses the parameters L for an upper
bound of latency for transmitting a single message, o for computation overhead of handling message, g a
lower bound of time interval between consecutive message transmission at a processor and P the number
of processors. [29]. In contrast to the BSP model, it removes the barrier synchronization requirement (h-
relation in BSP) and allows the processors to run asynchronously. The network of a LogP machine has a
finite capacity such that at any time at most ⌊L/g⌋ messages can be in transit from or to any processor.
It can support both shared and distributed memory architecture. The LogP model encourages well-
known general techniques of designing algorithms for distributed memory machines including exploiting
locality, reducing communication complexity, and overlapping communication and computation. The
LogP model also promotes balanced communication patterns by introducing the limitation on network
capacity so that no processor is overloaded with incoming messages. Moreover, it is often reasonable
to ignore parameter of o in a practical machine, such as in a machine with low bandwidth (high g).
Parallel complexity analysis for sorting, broadcast, summation, Fast Fourier transform (FFT) and LU
decomposition have been developed and implemented on different architectures such as hypercube,
butterfly, Torus, 3D mesh, and Fat-tree [56].
Coarse Grained Multi Computer (CGM) CGM [32, 33, 31, 30] is a version of BSP model, it allows
only bulk messages to be sent in order to minimize message overhead costs. A CGM consists of a
set of P processors P1, P2, . . . , Pn processors. Each communication round consists of routing a single
h− relation message. All information sent from one processor to another processor is packed into one
large message to reduce communication overhead. Thus the communication time in CGM computer is
the same as BSP computer plus the packaging time. An optimal algorithm in CGM model is equivalent
to minimizing the number of communication round as well as local computation time. The model
also minimizes other important costs such as message overhead and synchronization time. Parallel
complexity of geometric algorithms (e.g. 3D-Maxima, multisearch on balanced search tree, 2D-nearest
15http://users.Comlab.ox.ac.uk/bill.mccoll/oparl.html
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neighbors of a point set etc.), graph problems (List rankings, Euler tour construction, tree contraction
and expression tree evaluation) have been analyzed and implemented on architecture such as 2D Mesh,
hypercube and fat-tree.
Extended BSP (E-BSP) The BSP as well as BPRAM assume that the time needed for communication
is independent of the network load. The BSP model conservatively assumes that all h-relations are full
h-relations in which all processors send and receive exactly h messages. Likewise, in the BPRAM it is
assumed that sending one m-byte message between two processors takes the same amount of time as a
full block permutation in which all processors send and receive a m-byte message. The E-BSP model[53]
extends the basic BSP model to deal with unbalanced communication patterns, i.e., communication
patterns in which the processors send or receive have different data size. Like BSP, the E-BSP model
is strongly motivated by various routing results. Furthermore, the cost function supplied by E-BSP
generally is a non-linear function that strongly depends on the network topology. Several algorithms
that uses this model such as routing problem, all-to-all broadcast operation, matrix multiplication and
finite difference application have been developed.
D-BSP Decomposable Bulk Synchronous Parallel(D-BSP)[18, 75] is a variant of BSP to capture some
aspects in network proximity. A set of n processor/memory pairs that can be partitioned as a collection
of clusters, where each cluster is independent of the other and is characterized by its own bandwidth
and latency parameters. The partition of clusters can change dynamically within a pre-specified set
of legal partitions. The advantage is that communication patterns where messages are confined within
small clusters have small cost. Thus the model is claimed to represents realistic platforms unlike as in
standard BSP. This advantage translates into higher effectiveness and portability of D-BSP over BSP.
4.1.4 Memory hierarchy models
As technology in electronics matures, different components of computer improves at different rates. In
particular, the rate of increase in processor speed is far more rapid compared to the increase in bandwidth
for local memory. Memory hierarchy was introduced in computer architecture to assist in keeping up with
the memory request rate from central processing unit. This allows, data to be accessed from the fastest
memory, such that the average time for fetching data is reduced significantly. Each level of memory in
the memory hierarchy has its own costs and performance. Thus to reduce cost, memory that are more
expensive to build is used stringently. At the lowest level, CPU registers and caches are built with the
fastest and most expensive memory. At a higher level, inexpensive but slower disks are used for external
mass storage [80]. Models that do not reflect the usage of memory hierarchy is most likely to be inaccurate,
because of the presence of registers, caches, main memory and disks. Programs that are tuned to a particular
architecture by considering memory hierarchy can produce significant speed up, thus it is important to write
programs that takes memory hierarchy into consideration. As a result, computational models to reflect
performance of these programs are established. Data movement to and from processors, cache memory and
main memory incur some cost depending on the distance from the processing unit. In the RAM model,
there is no concept of memory hierarchy; each memory access is assumed to take one unit of time. This
model “may” be appropriate for small size of problem that can fit into the main memory, but as mentioned
earlier registers, cache and disks can contribute to inaccuracy. Many variant of hierarchical memory model
has been introduced, in this section we discuss some of the models.
Parallel Hierarchical Memory Model (P-HMM) The Hierarchical Memory model (HMM) introduced
by Agrawal et. al [3] charges a cost of f(x) to access memory location x instead of a constant time taken
in the Random Access Machine (RAM) [8] model. In HMM the concept of block memory transfer to
utilize spatial locality in algorithms was not introduced but the Hierarchical Memory Model with Block
Transfer (HMBT) [5] takes this factor into consideration. The P-HMM model is also known as the
parallel I/O model [81, 79]. This model considers data that resides in hardisk rather than just the main
memory. For allowing parallel data transfer, the P-HMM was introduced. It has P separate memories
connected together at the base level of the hierarchy. Each P hierarchies can function independently,
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and communication between hierarchies takes place at the base memory level. The P base memory
level locations are interconnected via a network and the P hierarchies can each function independently.
This model also assumes that the P base memory levels are interconnected via a network such as a
hypercube or cube-connected. [81]
Parallel Memory Hierarchy (PMH) The PMH model[11] uses a single mechanism to model the costs
of inter-processor communication and memory hierarchy. A parallel computer is modeled as a tree of
memory modules with modules at the leaves as processors. The leaf module performs computation
while other modules holds data. Data in a module is partitioned into blocks and it is the basic unit
of data transfer between a child and its parent. Communication between two processor resembles
somewhat like a fat-tree model but differs by having memory and messages made explicit. The model
has four parameters for each module m, the block-size sm (number of bytes per block ofm ); the block-
count nm (number of block that fits inm); the child-count cm (number of childrenm has); transfer time
tm (number of cycles it takes to transfer a block between m and its parent). Appropriate tree structure
and parameter values should be chosen confirming to the machines communication capabilities and
memory hierarchy.
LogP-HMM This model consist of two parts: the network and the memory part. The network part is
captured by LogP model and the memory part by the Hierarchical Memory Model (HMM) thus the
name LogP-HMM. [61] This model is defined much like a P-HMM model. It consists of a set of
asynchronously executing processors, each with an unlimited memory. Local memory is organized as
a sequence of layers with increasing size, where size of memory block is 1 and the size of layer i is 2i.
The cost of accessing a memory location at address x is log x. The processors are connected by LogP
network at level 0. It also assumes that the network has finite capacity such that at any time at most
⌊L
g
⌋ messages can be in transit from or to any processor.
LogP-UMH The primary difference between LogP-UMH [61] and LogP-HMM is that the former uses
memory organized as in Uniform Memory Hierarchy (UMH) [10]. The UMH model is an alternative
model for multilevel memories and is an instance of the more general Memory Hierarchy (MH) [10]
model. The MH model consists several memory module levels and each module is characterized by
three parameters: sl (the number elements in a block), nl (the number of blocks), and bl (the time to
move a block of size sl from level l to level l + 1). UMHα,ρ,f(l) is a simplification of MH model that
defines the lth memory level M(l) as M(l) = 〈sl, nl, bl〉 = 〈ρ
l, αρl, ρlf(l)〉, where α and ρ are integer
constants. That is, the lth memory level consists of αρl blocks, each of size s(l) = ρl, and is connected
to levels l− 1 and l+1. Each block on level l can be randomly accessed as a unit and transferred to or
from level l+1 with a cost of ρlf(l), where f(l) is a well behaved function for the level l and is known
as the transfer cost function ( 1
f(l) is the bandwidth).
4.2 Models for Wide Area Network (WAN)
Parallel applications are traditionally run on dedicated supercomputers where resources are usually homoge-
neous, with predictable network behavior and are usually allocated entirely for a single application without
contention from other applications. Developing computational model for grid environment is difficult due
to heterogeneous computing resources, heterogeneous network (bandwidth and latency), resource contention
from different application, reliability and availability issues. However, attempts are already made to estimate
the behavior/performance of parallel application on this environment. In this section we discuss some of the
works.
4.2.1 Heterogeneous Bulk Synchronous Parallel- k (HBSPk)
The k-Heterogeneous Bulk Synchronous Parallel [82] (HBSPk) model is a generalization of the BSP model [77]
of parallel computation. This model is characterized by eleven parameters as shown in Table 6 which
can be used to accommodate different architectures. HBSPk is claimed to provide sufficient information
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for developing parallel applications on wide-range of architecture such as traditional parallel architecture
(supercomputers), heterogeneous clusters, the internet and computational grids. Each of these system are
then grouped together based on their ability to communicate with each other.
Table 6: Parameters used in HBSPk model.
Parameters Description
Mi,j a machine’s identity, with 0 ≤ i ≤ k, 0 ≤ j ≤ mi.
mi number of HBSP
k machines on level i.
mi,j number of children of Mi.j .
g A bandwidth indicator that reflects the speed at which the fastest machine
can inject packets into the network.
ri,j The speed relative to the fastest machine forMi,j to inject packets into the
network.
Li,j overhead to perform a barrier synchronization of the machines in the subtree
of Mi,j .
ci,j fraction of the problem since that Mi,j receives.
h size of a heterogeneous h-relation.
hi,j largest number of packets sent or received by Mi,j in a super
i-step.
Si number of super
i-step.
Ti(λ) execution time of super
i-step.
HBSPk refers to a class of machines with at most k levels of communication. When k = 0 it represents a
single processor system, for k = 1 it represents class of machines which consists of at most one communication
network, as an example, a HBSP1 machine may include a single processor systems(i.e. HBSP0), traditional
parallel machines, and heterogeneous workstation clusters. In general, HBSPk systems include HBSPk−1
computers as well as machines composed of HBSPk−1 computers and the relationship of the machine classes
is HBSP0 ⊂ HBSP1 · · · ⊂HBSPk.
A HBSPk machine is represented by a tree T = (V,E). Each node of T represents a heterogeneous
machine. The level of root is equal to the height of the tree, k and root r of tree T is known as a HBSPk
machine. If d is the length of the path from the root r to a node x, the level of node x is k− d. Thus nodes
at level i of tree T are HBSPi machines. Fig. 6 shows the HBSP2 cluster and it’s tree representation in this
model. Machines are indexed according to level i, 0 ≤ i ≤ k, are labeled Mi,0,Mi,1, . . . ,Mi,mi−1, where mi
represents the number of HBSPi machines. Machine Mi,j of a HBSP
k computer, where 0 ≤ j ≤ mi,j is a
cluster with identity j on level i. A machine at level i of tree T is taken as a coordinator nodes of machines
at level i− 1. This coordinators act as a representative for their cluster during inter-cluster communication
or represent the fastest computer in their subtree to increase algorithmic performance. Cost of computation
by HBSPk machine is calculated directly at each level i.
An HBSPk computation consists of a combination of superi-steps and during a superi-step, each level i
node performs asynchronously some combination of local computation, message transmission to other level
i machines, and message arrivals from its peers. A message that is sent in one superi-step is guaranteed
to be available to the destination machine at the beginning of the next superi-step. This is achieved by
having a global synchronization of all the level i computers after each superi-step. A HBSP1 machine has to
perform communication to transfer data, unlike HBSP0 machine where communication and synchronization
is not applicable. A HBSP1 computation resembles a BSP computation but only differs in how HBSP1
algorithm delegates more work to the faster processor. The HBSP2 machine consists of super1-steps and
super2-steps. In the super2-step, the coordinator nodes for each HBSP1 cluster performs local computation
and/or communication between other level 1 coordinator nodes.
The value of ri,j for the fastest machine (root) is normalized to 1. Thus other machines, Mi,j , are said to
24
be t times slower than the fastest machine if ri,j = t. The ci,j parameter is used for load balancing purposes,
it provides problem size to machine Mi,j that is proportional to its computational and communication
capabilities. The HBSPk model does not mention about how to find values of ci,j , and assumes that the cost
have been determined beforehand.
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Figure 6: An HBSPk cluster and it’s tree representation.
The execution time of superi-step is given by,
Ti(λ) = wi + gh+ Li,j .
where, wi, represents the largest amount of local computation performed by an HBSP
i machine, h=max{ri,j ·
hi,j}, is the heterogeneous h-relation with hi,j the largest number of messages sent or received byMi,j, where
0 ≤ j < mi and gh as the routing cost. If Si is the number of super
i-steps, where 1 ≤ i ≤ k. The execution
time of an HBSPk algorithm is the total time taken by superi-steps. Thus the overall cost given by this
model is,
S1∑
λ=1
T1(λ) +
S2∑
λ=1
T2(λ) + . . .+
Sk∑
λ=1
Tk(λ).
This model shows factors that are important to be considered when designing HBSPk application. Similar to
BSP model, to minimize the execution time, programmer must consider, (i) balancing the local computation
of the HBSPk machines in each superi-step, (ii) balance the communication between the machines, and (iii)
minimize the number of superi-steps.
The utility of the model is demonstrated through the design of collective communication algorithms such
as gather, scatter, reduction, prefix sums, one-to-all broadcast and all-to-all broadcast. Two simple design
principles are used, i.e. the root of a communication operation must be a fast node and faster nodes receive
more data than the slower nodes. To validate the predictions of the HBSPk two experiments were carried
out for both designs. It was found that not all algorithms benefits on a heterogeneous environment. For
example, broadcast (one-to-all and all-to-all) algorithm developed using the two design principles shows
negligible benefits. The predicted and actual values for one-to-all-broadcast communication are shown in
Table 7 and Table 8 respectively. p is the number of processors, Ts and Tf denote the execution time
assuming a slow and a fast root node, respectively. Tb is the runtime for balanced workload (each node has
same the amount of workload). This is because a broadcast requires each machine to possess all of the data
elements at the end of the operation and clearly slowest machine effects the overall performance. Thus the
conclusion driven was, any collective operation that require nodes to possess all of the data items at the end
of operations will not be able to exploit heterogeneity.
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The plus point for this model is that HBSPk gives a single system image of a heterogeneous platform by
incorporating salient features of the underlying machines (characterized by a few parameters). This keeps an
application developer away from non-uniformity of the underlying architecture. The model however does not
include fault tolerance issues. Some of the parameters used are assumed to be constant, but this is not the
case for heterogeneous machines that are distributed geographically apart. Communication between nodes
depend on the network conditions, furthermore the load of processing nodes are not constant on Grids.
Table 7: Table shows the predicted values for the one-to-all broadcast communication using the HBSP k
model.
problem size (in KBs)
100 200 300 400 500 600 700 800 900 1000
p = 10
Ts 0.238 0.402 0.566 0.729 0.893 1.057 1.221 1.385 1.549 1.712
Tf 0.176 0.278 0.380 0.482 0.584 0.686 0.788 0.890 0.992 1.094
Tb 0.176 0.278 0.380 0.482 0.584 0.686 0.788 0.890 0.992 1.094
Table 8: Table shows the actual execution time for the one-to-all-broadcast communication using theHBSP k
model.
problem size (in KBs)
100 200 300 400 500 600 700 800 900 1000
p = 10
Ts 1.426 1.769 1.452 1.770 2.310 3.588 3.332 3.877 4.489 5.061
Tf 0.450 0.862 1.266 1.537 2.041 2.435 3.152 3.573 4.212 4.773
Tb 0.410 1.13 1.134 1.766 1.839 2.676 3.269 3.633 4.476 4.952
4.2.2 Bulk Synchronous Parallel-GRID (BSPGRID)
BSPGRID [78] is a model based on BSP model for grid based parallel algorithms. It extends the Bulk
Synchronous Parallel Random Access Machine (BSPRAM) [73] model which is an extension of BSP model
with shared memory to reduce the complexity involved in algorithm design and programming. A BSPGRID
is a collection of processor with limited memory units, a shared memory with unlimited capacity, and a
global synchronization mechanism. The shared memory is likely to be a collection of disk units in this
model. At the end of each supersteps processors are globally synchronized and the contents of all local
memories are discarded. This is in contrast with BSP model where there is a persistency of data at processor
nodes between supersteps. The concept of virtual processors is used when the problem size is larger than
memory capacity at the processing nodes. This implies that each physical processing units may be required
to perform work of multiple virtual processors sequentially in a particular superstep. Processor reliability
and availability is taken into consideration by allowing the number of physical processor to vary between
supersteps. A recovery protocol is also provided in case processors fail unexpectedly during supersteps. An
additional synchronization barrier is introduced and the work of failed processors is rescheduled after the
barrier. It is not mentioned how the implementation of shared memory will be done. However, a centralized
shared memory implementation would cause communication bottleneck at the master processor, thus a likely
solution is to implement virtual shared memory distributed over the grid [63]. The BSPGRID cost model
has four parameters as shown in Table 9. The model allows time and work cost to be predicted for an
algorithm. The time cost is defined as the best performance that can be achieved if enough processors are
used to solve a problem. The work cost is defined as the processor-time product of the algorithm.
Table 9: Parameters used in BSPGRID model.
Parameters Description
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M the amount of memory per processor in words.
g the cost of shared memory access per word.
l the cost of synchronization.
N the problem size in words.
The time cost of a superstep is defined to be:
T = w + gh+ l.
where w=maxiwi, h = max h
in
i + max h
out
i , wi, is defined as the cost of computation on processor i, h
in
i , is
the number of words read from the shared memory to processing unit i, houti , is the number of words written
to shared memory from unit i. The work cost of a superstep is defined to be:
W = υT.
where, υ, is the number of processors used during the superstep. It is noteworthy that these costs are similar
to the PRAM model. The cost of an algorithm is taken as sum of the costs of all of its supersteps. The
unit of the cost model is taken as the cost of a single computational operation. The value of g and l are
normalized to this unit. A BSPGRID computer is defined as BSPGRID(M, g, l) with fixed parameters M ,
g and l. The number of processing unit is fixed and this number is derived from the value of M , N and the
algorithm used. Execution time of an algorithm with time cost t and work cost c on a p processor machine
that can emulate BSPGRID machine is given by T (p) = (c− t)/p+ t. Computational complexity for matrix
multiplication on grid was derived using this model. This model does not take into consideration the network
and processing units heterogeneity which is an important aspect of Grid.
4.2.3 Dynamic BSP
This model is a modification of BSPGRID and it addresses the heterogeneity issues, fault tolerance and also
provides the ability to spawn additional processes within supersteps when it is required.
Dynamic BSP [63] uses task-farm model to implement BSP supersteps, where individual tasks are repre-
sented as virtual processors. The data bottleneck problem of task-farm model is countered by using a master
processor known as task server, worker processors and a data server(implemented either as a distributed
shared memory or remote/external memory). Fig. 7 shows the difference between BSP computation and
the Dynamic BSP computation. The master processor deals with task scheduling, memory management,
and resource management. At the beginning of each superstep the master processor distributes a virtual
processor number to each physical processor.
This virtual processor in turn fetches local data from data server, performs computations, write the output
to the data server and informs the master processor that it has finished the task. The master processor which
maintains a queue of pending virtual processors dynamically assigns them to waiting physical processors.
When all the virtual processor have been executed in a particular superstep, the global shared memory is
restored to a consistent state and the next superstep commences. The task farm approach used in this model
hides heterogeneity across the grid by choosing the number of virtual processor to far exceed those of the
physical processors (this approach is known as parallel slackness).
Fault tolerance is dealt by using timeouts, when time has exceeded the timeout period, the physical
processor is considered to have died and the work is reallocated to another physical processor within the
same superstep as shown in Fig. 7. This model also allows the virtual processors to spawn other virtual
processors (child process). However, the child creation process has to be registered at the master processor,
where the virtual process sends a message to master requesting it to spawn one or more children. The
standard cost model for BSP is said to be suitable for dynamic BSP even though the value of parameters g
and l will vary significantly between grid nodes. The author claims that using task-farm approach together
with the use of parallel slackness would make it reasonable to utilize the measured values for g and l (suitably
averaged) for predicting cost.
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Figure 7: The difference between standard BSP computation and Dynamic BSP computation.
4.2.4 Parameterized LogP (P-logP)
The parameterized LogP (P-LogP) model [59] is an extension from LogP [29] and LogGP [9] model to
accurately estimate the completion time of collective communication on a wide area systems (hierarchical
systems). The existing models such as LogP model are inaccurate for collective communication on hier-
archical systems with fast local networks and slow wide-area networks. This is because they use constant
values for overhead and gap, also LogP is restricted to short messages while LogGP adds the gap per byte
for long messages, assuming linear behavior. Both this models do not handle overhead for medium sized
to long messages correctly and do not model hierarchical networks. The P-LogP model uses different sets
of parameters for both networks, and consists of five parameters as shown in Table 10. This model uses
parameters as a function of message size and uses measured values as input. A network N is characterized
as N = (L, os, or, g, P ). The Gap parameter, g(m) is also known as the reciprocal value of the end-to-end
bandwidth from process to process for messages of size m. This parameter models the time a message “oc-
cupies” the network, as such the next message cannot be sent before g(m) time. Hence, r(m) = L + g(m)
is the time the receiver has received the message. The latency L on the other hand can be viewed as time
taken for the first bit of message to travel from sender to receiver. This model is depicted in Fig. 8, values
of these parameters are obtained from empirical studies.
Table 10: Parameters used in P-LogP model.
Parameters Description
P Number of processors.
L End-to-end latency from process to process (it combines all contributing
factors such as copying data to and from network interfaces and transfer
over the physical network).
os(m) Send overhead (time the CPUs are busy sending messages as a function of
message size).
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or(m) Receive overhead (time the CPUs are busy receiving messages as a function
of message size).
g(m) Gap (minimum time interval between consecutive message transmissions or
receptions along the same link or connection as a function of message size).
When a sender sends multiple messages in a row, the latency cost contributes only once to the completion time
but the gap values of all messages sum up as, r(m1, . . . ,mn) = L+ g(m1) + . . .+ g(mn). For clustered wide
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Figure 8: Message transmission in parameterized LogP.
area systems, two parameter sets are used, i.e for LAN and WAN with subscript l and w respectively. For a
local area network, the time taken for the receiver to receive the message is given by: rl(m) = Ll+gl(m) and
the time taken for sending a message of size m is given by: sl(m) = gl(m). For wide area transmission, there
are three steps: the sender sends message to its gateway, this gateway sends the message to the receiver’s
gateway and finally the receiver’s gateway sends the message to the receiving node, refer Fig. 9. The value
of rw depends on wide area bandwidth and is expressed as an analogy to rl. Value of sw is determined by
wide-area overhead osw(m) or local-area gap gl(m), whichever is higher. Thus the equations for wide-area
case is: sw(m) = max(gl(m), osw(m)) and rw(m) = Lw + gw(m).
Performance model for single layer broadcast algorithm is given as T = (k − 1) · γ(m) + λ(m) for k
message segment of size m. Here, latency λ(m) and gap γ(m) is of a broadcast tree analogous to L and
g(m) for a single message send. λ(m) denotes time taken for message to be received by all nodes, after
root process starts sending it. γ(m) is the time interval between the sending of two consecutive segments
(indicates the throughput of a broadcast tree). For example values of γ(m) and λ(m) for flat WAN tree used
in MagPIe [58] is:
γ(m) = max(g(m), (P − 1) · s(m)),
λ(m) = (P − 2) · s(m) + r(m).
Here, λ(m) is the maximum of the gap between two segments of size m sent on the same link and the
time the root needs for sending (P − 1) times the same segment on disjoint links. The corresponding value
for λ(m) is the time at which a message segment is sent to the last node, plus the time it is received.
For general tree shape, upper bounds for both parameters can be expressed depending on the degree d
and height h of a broadcast tree:
γ(m) ≤ max(g(m), or(m) + d · s(m)),
λ(m) ≤ ((d− 1) · s(m) + r(m)).
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Here, λ(m) is the maximum of the gap caused by the network, and the time a node needs to process the
message. For intermediate nodes, this is the time to receive the message plus the time to forward it to d
successor nodes (for the root and for the leaf nodes, it is either one of both).The exact value of λ(m) depends
on the order in which the root process and all intermediate nodes send to their successor nodes and which
path leads to the node that receives the message last.
PSfrag replacements
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Figure 9: Clustered wide area system.
P-LogP model is used to optimize four type of collective communications, namely broadcast, scatter,
gather and all-gather in the MagPIe [58] message passing library.
4.3 Summary
In general, it is clear that all the computational models are trying to incorporate factors that effect data
movements to accurately predict performance of parallel algorithms. A pattern that we observe in the
traditional models is that they tend to focus on architectural parameters only rather than on both the
algorithmic and architectural parameters. OnWAN, factors that contribute to performance of inter-processor
communication change very rapidly due to shared network and shared computing resources. As a result,
it is impossible to predict performance of parallel applications accurately. However, it is very important
to have some idea of the behavior of the WAN before a parallel application is deployed on it. We also see
that the trend in computational models for WAN are to emphasize more towards tuning different types
of communication that is frequently used in parallel algorithms by using empirically gathered information.
This makes sense because the main bottleneck in parallel computing over WAN is the communication phase,
assuming computational resources are reserved (available unconditionally without any failure) in advance for
usage. There are many other factors that contribute to the performance of parallel programs on the WAN,
and it is impossible at least at the moment to include all the factors and find an optimal solution in real time
to obtain good speedup for parallel applications. It is also worth noting that the use of stochastic approach for
computational models may be inevitable because of the unpredictable nature of the computational resources
and the WAN.
5 Programming Libraries
Programming libraries play a very significant role in simplifying complexity involved in writing parallel
programs. These libraries provide frequently used commands for developing parallel applications on HPC
architectures. Historically, the main focus of programming language development has been on expressibility,
and providing constructs which translate and preserve algorithmic intentions. However, lately the focus of
language development has begun to include performance issue in addition to expressibility [62]. Performance
issues are usually related to efficiently moving data. The cost of moving data between memory or storage
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to processing units and between processing units usually contributes considerably to the total computation
time. In order to reduce this cost, many new algorithms (e.g. for collective communication) uses performance
model to assist in tuning the parameters used for the communication [58].
In this section, we study some parallel programming libraries commonly used for parallel computing in
System Area Network (SAN), Local Area Networks (LAN) and Wide Area Networks (WAN).
5.1 Parallel Virtual Machine (PVM)
PVM is a set of software tools and libraries that emulates a general-purpose, flexible, heterogeneous com-
puting framework on an interconnected computers of varied architecture 16. The system is composed of
two parts: 1) A daemon, called pvmd3 that resides on all computing nodes which makes up the virtual
machine. Daemon can run on heterogeneous distributed computing nodes connected by different type of
network topology. 2) An API that contains a library of PVM interface routines required to communicate
between processes in an application. Processes can interact between each other via message passing where
messages are send to and received using unique “task identifiers” (TIDs) which are the identifier for all PVM
tasks in a parallel application. PVM supports C, C++ and Fortran languages. [43]
5.2 Message Passing Interface (MPI)
Message Passing Interface (MPI) 17 is a successful community standard for the extended portable message
passing model of parallel communications. MPI is a specification and not a particular implementation. There
are many implementation of MPI such as MPICH, LAM/MPI (runs on networks of Unix/Posix workstations),
MP-MPICH (runs on Unix systems, Windows NT and Windows 2000/XP Professional), WMPI runs on
Windows platform and MacMPI (MPI implementation for Macintosh computers). A more complete list of
MPI implementation is available at LAM website 18. The most popular parallel implementation of these
is the MPICH from Argonne National Laboratory. A correct MPI program should be able to run on
all MPI implementation without change. The standard includes point-to-point communication, collective
communication, process groups, communication contexts, process topologies, environmental management
and inquiry, bindings for Fortran77 and C and also profiling interface. In message passing model each
process executing in parallel have separate address spaces. It however does not include explicit shared-
memory operations; operations that require more operating system support than is currently standard:
e.g. interrupt-driven receives, remote execution, or active messages;program construction tools; debugging
facilities; explicit support for threads; support for task management; and I/O functions [49].
5.3 Paderborn University BSP (PUB)
The Paderborn University BSP library is a C communication library based on BSP model. This implemen-
tation supports buffered as well as unbuffered non-blocking communication between any pair of processors.
It also provides nonblocking collective communication operation such as broadcast, reduce and scan on any
arbitrary subsets of processors. These primitives are however not available on Oxford BSP toolset or Green
BSP library. Another different aspect of PUB is the possibility to dynamically partition the processors into
independent subsets. As such PUB allows support for nested parallelism and subset synchronization. PUB
also supports a zero-cost synchronization mechanism known as oblivious synchronization. The concept of
BSP objects is introduced in PUB which serve three purposes. They are used to distinguish the different
processor groups that exist after a partition operation, for modularity and safety purposes and can be used
to ensure that messages sent in different threads do not interfere with each other and that a barrier synchro-
nization executed in one thread does not suspend the other threads running on the same processors [20]. The
most useful feature of BSP library variants compared to other model is the ability to construct a cost function
using BSP parameters (p,r,g,l) which represents number of processors, computing rate , communication cost
16http://www.netlib.org/pvm3/book/node17.html
17http://www.cs.usfca.edu/mpi/
18http://www.lam-mpi.org/mpi/implementations/fulllist.php
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per data word and global synchronization cost respectively to predict performance and scalability of parallel
programs. Other programming libraries that are conceptually based on BSP model include BSPlib [52],
Green BSP [47], xBSP [57], and BSPedupack [19].
5.4 MPICH-G2
MPICH-G2 [55, 39] is a grid enabled implementation of the Message Passing Interface (MPI) that allows a
user to run MPI programs across multiple computers at different sites using the same commands that would
be used on a parallel computer. This library extends the Argonne MPICH implementation of MPI to use
services provided by the Globus grid toolkit for authentication, authorization, resource allocation, executable
staging, and I/O as well as process creation, monitoring, and control. Various performance critical operations,
including startup and collective communication, are configured to exploit network topology information. The
library also exploits MPI constructs for performance management, e.g., the MPI communicator construct
is used for application-level discovery of both network topology and network quality-of-service. Adaptation
is then performed for both the information. The major difference between MPICH-G2 and its predecessor
MPICH-G is that the Nexus component which provided the communication infrastructure has been removed.
The MPICH-G2 now handles communication directly by re-implementing Nexus with other improvements.
This improvements include increased bandwidth, reduced latency for intra-machine, more efficient use of
sockets, support for MPI LONG LONG and MPI-2 file operations and added C++ support.
5.5 PArallel Computer eXtension (PACX MPI)
The PACX-MPI [16, 41] library enables parallel applications to seamlessly run on a computational grid such
as cluster of MPPs connected through high speed high-speed networks or even the Internet. Among the goal
of this programming library is to provide users with a single virtual machine, run MPI programs without any
modification on computational grid, use highly tuned MPI for internal communication on each participating
MPP, and use fast communication for external communication. [16]
5.6 Seamless thinking aid MPI (StaMPI)
StaMPI [76] is the application-layer communication interface for the Seamless Thinking Aid from JAERI
(Japan Atomic Energy Research Institute). It is a meta-scheduling method which includes MPI-2 features to
dynamically assign macro-tasks to heterogeneous computers using dynamic resource information and static
compile time information. StaMPI automatically chooses vendor specific communication library for internal
communication between processors and Internet Protocol (IP) for external communication between processor
on different parallel computers. It also facilitates automatic message routing process to enable indirect
communication between processes on different parallel computers if these processes cannot communicate
directly through IP.
5.7 MagPIe
MagPIe 19 is an optimized collective communication library for wide area systems based on the widely use
MPI implementation, MPICH. It is available as a plug-in to MPICH. The new collective communication
algorithms used in this library sends minimal amount of data over the slow wide area links, and only incur a
single wide area latency and it also takes into consideration the hierarchical structure of the network topology
into account. In addition to basic send and receive there are fourteen different collective communication
operation defined. Programmers are free to use any programming model and the details of wide area system
are hidden completely to reduce parallel programming complexity. The wide area algorithms design were
based extensively on two conditions: 1) Every sender-receiver path used by an algorithm contains at most
one wide area link. 2) No data items travels multiple times to same cluster. Condition (1) ensures wide area
19http://www.cs.vu.nl/albatross/
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latency contributes at most once to an operation’s completion time and condition (2) prevents wastage of
precious wide area bandwidth. Results from [17], suggests that different performance characteristics of local
area and wide area links dictate different communication graphs for local area and wide area traffic. This
has lead to two different types of graphs being introduced: an intra cluster graph that connects all processors
within a single cluster and an inter cluster graph that connects the different clusters. A coordinator node is
designated within each cluster to interface both the graphs [58].
5.8 Summary
Parallel programming libraries provide many functions that are frequently used to develop parallel applica-
tions. Functions such as initiating socket connections, opening ports for communication, providing secure
communication between nodes, performing collective communications using a suitable algorithm depend-
ing on message sizes can all be performed seamlessly by using these libraries. More recent versions of
parallel programming libraries which are usually an extension of existing programming libraries tend to in-
clude information about network condition, providing fault tolerance, adding checkpointing and migration
to better accommodate the dynamics and unreliability of computational resources distributed geographically
apart [34, 26, 44, 21].
6 Conclusions
The role of a parallel processing model is to show the complexity of a parallel algorithm on a given architecture
so that application developers can gauge the performance of their application as they scale it up in size and
also make decisions concerning which resources to improve in order to increase performance further. In this
survey we have covered the problems, architectures and models that are available for this purpose. We also
covered the supporting programming libraries, tools and utilities. It is clear that architectures are tending
towards use of commodity resources and that computational models that describe these architectures have
not become advanced enough to allow general parallel computing in these new architectures. Hence we
see embarassingly parallel, data parallel and parametric algorithms as predominant examples of successful
deployments and utilities such as MPICH-G being used only when message passing is required over a wide
area.
HPC architecture components such as processor speed, memory, storage, memory-processor bandwidth,
interprocessor communication bandwidth, and number of processors used have all improved significantly
over the years. However, developing efficient parallel applications on these significantly more powerful
architectures has also increasingly become more difficult due to both the application’s and the architecture’s
complexity. Computational models were developed for traditional and conventional architectures and some
are becoming available for contemporary architectures but none appear to have become widely acceptable.
Computational models play an important role in producing efficient parallel applications. A good model
should: 1) consider characteristics of the problem; 2) consider properties of the architecture; and 3) provide
important information for programmers to translate the problem into an efficient parallel program. Many
models have been developed for traditional parallel architectures, however it can be concluded that, it may
not be possible to use a single model to represent all the architectures because of the diversity in application
requirements and architecture heterogeneity. The other constraint in developing good computational models
is to accurately reflect data movement between different levels of memory, storage and processors. The
bandwidth capacity, latency and communication patterns for distributing data from one location to another
have significant impact on performance and efficiency of a parallel program.
On dedicated HPC architectures, architectural parameters that contribute to performance of moving data
such as bandwidth and latency, are usually predictable accurately. However, on a shared environment such
as a grid these parameters are always dynamic hence contributing to inaccuracy in performance prediction.
In the past this has been attributed to: 1) Fast pace of architectural development; 2) empirical data is often
required and is too specific to the computing environment; 3) change in resource availability for computation
due to many different processes running concurrently; 4) uncertainty in the communication performance
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because of unpredictable internet behavior. Table 11 lists the computational and communication parameters
that can effect performance of parallel algorithms on grids.
Table 11: Computational and communication characteristics that should be
considered for the Grid environment.
Computation. Communication.
Processor. Type of interconnect.
XClock speed, XNetwork interface,
XArchitecture type 32/64 bit, XLAN interconnect.
XSingle or multi-core chip, Communication protocol.
XCPU utilization, XUDP/TCP
XNo. of processors. Application communication patterns/characteristics.
Memory hierarchy (L1, L2 & L3). XAll-to-all, gather, scatter, all-gather, broadcast etc.
Xsize of cache per chip, Network tuning parameter.
Xsize of byte line, Xpacket size,round trip time, hops, bandwidth and latency.
Xsize of associative way, Competing network traffic.
Xbandwidth between cache level. Interprocessor communication bandwidth.
XMain memory. Synchronization.
⋆ size, Storage.
⋆ utilization, Xconnectivity of disk to node (consists of many cpus)
⋆ cpu-memory bandwidth, Xfilesystem bandwidth
⋆ block memory transfer, Xdisk speed
Xsize of storage,
Xtype of filesystem,
Xstorage-memory bandwidth.
Other issues that are outside the scope of this paper but that can be considered include fault tolerance,
adaptability/autonomity, work flow and other HPC research such as scheduling, and super-scheduling.
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